Abstract: Extensive experimental results and detailed investigations of the performance of on-chip circular double-spiral stacked inductors on silicon substrates are presented. Based on a proposed equivalent circuit model and measured S-parameters using the de-embedding technique, the inductance L, resonant frequency f res , Q-factor, coupling capacitance between the upper and lower spirals, and oxide capacitance of these inductors are extracted and compared with the single-spiral case. Some locally scalable formulas, including single-spiral geometries, are obtained to predict inductor performance. Methods to improve the L and Q-factor are explored for double-spiral stacked inductors with single via connection.
Introduction
In the past few years, a large amount of experimental and theoretical work has been done to investigate the electromagnetic characteristics of single-spiral inductors of various geometries based on silicon or GaAs technology. Specifically, these works include the modelling, characterisation, and design of monolithic single-spiral inductors for radio frequency and monolithic microwave integrated circuits (RFICs and MMICs) [1] [2] [3] [4] ; improvement of the inductance and the quality factor of RF integrated inductors by geometry and layout optimisation [5, 6] ; and analysis of eddy current losses over conductive substrates with applications to monolithic single-spiral inductors or transformers [7] [8] [9] . Recently, for effective enhancement of the inductance, double-and multi-spiral stacked structures have been utilised [10] . For double-spiral geometries, the connection between the upper and lower spirals is usually realised by a single via connection. It was found that the inductance can be boosted by up to 600% in the case of a three-spiral stacked structure, in comparison to a singlespiral structure.
This paper reports on extensive experimental investigations carried out to show the characteristics of on-chip circular double-spiral stacked inductors on silicon substrates. The number of turns on the upper and lower spirals of these inductors were N ¼ 2.25, 3.25, 4.25, 5.25, and 6.25, with the same metal trace width W ¼ 10 mm, trace spacing S ¼ 1.5 mm, and inner radius r ¼ 30 mm. To compare double-spiral structures with single-spiral structures, two sets of single-spiral inductors (STAC1 and STAC2) were fabricated and examined, both having the same physical area, conductor dimensions and spacing as the stacked geometries. Based on an equivalent circuit model for double-spiral inductors and the measured S-parameters obtained using a de-embedding technique, the inductance L, resonant frequency f res , and Q-factor of these inductors were extracted. Some scalable formulas are obtained to predict the different parameter effects. Figure 1a shows the top view of a double-spiral stacked inductor on silicon substrate. Figure 1b shows a threedimensional view. It is noted that the double spirals are connected by a single via. In this case, the electric current flows in the same direction through both spiral traces, resulting in higher mutual inductance. Thus, the proposed stacked inductors may have a higher inductance than the single-spiral inductor (STAC1 and STAC2 in Table 1 ) of the same physical area, conductor dimensions, and spacing. However, their self-resonance frequencies will be lower.
Description of circular double-spiral inductors
These inductors were fabricated using standard silicon IC technology, with about 7 mm oxide dielectric separation between the upper spiral and the top surface of the 700 mm thick silicon substrate. The Al/Cu trace of the upper spiral located on top of the oxide layer, and of the output underpass embedded in the oxide layer, had a thickness t 1 E1.0 mm. The lower spiral, with a thickness of t 2 E0.57 mm, was embedded at a depth of about 2.5 mm in the oxide layer. The height of the single central via was about 1.5 mm. The oxide layer had a relative permittivity of 4.1, and a conductivity of 10 À3 s/m. Table 1 shows detailed descriptions of all measured circular double-spiral inductors together with the STAC1(2) inductors. Both STAC1 and STAC2 were single-spiral structures but with a strip thickness of t 1 Et 2 E1.57 mm. As in the case of the upper and lower spirals of the stacked inductors, the spiral of STAC1 was partially embedded in the oxide layer, while the spiral of STAC2 was totally embedded in the oxide layer, as shown in Fig. 2 , to a depth of 2.54 mm.
Double-spiral inductor model
The equivalent circuit model for an on-chip double-spiral inductor is shown in Fig. 3 , where L 1 and L 2 are the selfinductances of the upper and lower spirals, respectively, and M is the mutual inductance between the two spirals. Here, the upper and lower spirals are nearly identical
, where k denotes the coupling coefficient, with 0okr1. The total inductance for the double-spiral case is L 1 +L 2 +2M. The coupling capacitances between the two spirals are characterised by C p1 and C p2 (usually C p1 {C p2 ). The C p2 value can be reduced by increasing the separation distance d v between the two spirals, since the magnitude of C p2 is approximately
, where e oxide is the permittivity of oxide separation, and A spiral is the area of upper or lower spiral. Therefore, the self-resonant frequency f res of the double-spiral inductor can be enhanced [12] . However, this method for increasing f res is seriously limited in certain foundry. The resistances of two spirals, single via and underpass here, are represented by the series resistances R 1 and R 2 (R 1 ER 2 ), respectively. The oxide capacitance between the lower spiral and the silicon substrate is modelled by C 01 , C 02 and C 03 . The following simulation results show that C 02 cC 01 or C 03 . The capacitive coupling between the lower spiral and the silicon substrate is contributed mainly by C p2 . The capacitance and resistance of the silicon substrate are modelled by C 10,20,30 and R 10,20,30 , respectively. Comparing Fig. 3 to that given in [12] , it is apparent that our model is more convenient to use for device value extraction. Furthermore, this double-spiral model can easily be extended to multi-spiral structures, including GaAs substrates.
The inductances for single-spiral inductors STAC1(2) can be obtained based upon the Y-parameters taken from the measured two-port S-parameters through the RF probes [4] : C 01 where the short-circuit input admittance Y 11 represents the combination of R 1 , C p1 , L 1 , R 10 , C 01 and C 10 for the singlespiral cases. The Q-factor is defined by
where j W W m j and j W W e j are the average stored magnetic and electric energies in the system, and P diss is the average power dissipation. Usually, the Q-factor can be calculated by [4] 
When (3) is used to evaluate the Q-factor of double-spiral inductors, the effects of all lumped devices, except for C 03 , R 30 , and C 30 , are taken into account.
Experimental results and discussions
The 2-port S-parameters of the 15 fabricated circular inductors were measured using the Cascade 9000 TM analytical RF probe station. All measurements were controlled by the HP software IC-CAP, and the measured S-parameters were corrected using the standard de-embedding technique to remove pad parasitics from the measured results. Pad de-embedding was performed by subtracting the Y-parameters of the 'open' pad pattern from those of the inductors [3] . where N m ( ¼ 101 ) is the number of frequency points used in the measurement, S pq (mea) and S pq (sim) (pq ¼ 11, 12, 21, and 22) are the measured and simulated S-parameters, respectively. In Fig. 4a , the simulation errors of both e s (11) and e s (21) are less than 2%, while in Fig. 4b , e s (11) and e s (21) are less than 4.5%. In each case, excellent agreement between measured and simulated S 11,21 is obtained over the frequency range 0.5 to 10.1 GHz. Such a frequency range is sufficiently wide to incorporate most practical applications. The proposed equivalent circuit model is therefore suitable to provide accurate prediction of the characteristics of stacked inductors.
S-Parameters

Extracted lumped device values
The self-and mutual-inductances of the five stacked inductors are extracted from the measured S-parameters, and are shown in Fig. 5 .
The following three locally scalable formulas were derived from the data using a data fitting technique:
MðnH Þ ¼ 0:
LðnH Þ ¼ 0:
The double-spiral inductances can easily be obtained by extrapolating (5a)-(5c) for the same fabrication technology. In Figure 6 depicts the frequency dependence of the extracted inductance from (1) for the single-spiral inductors STAC1 (2) . From the comparison of the L values in Fig. 6 , it is found that: (i) For the same N value, the difference in the L values between STAC1 and STAC2 is insignificant, in spite of the change in the embedding depth (N ¼ 2.5, 3.5, and 4.5). The difference becomes obvious for N ¼ 5.5 at higher operating frequencies.
(ii) inductance value L can be controlled effectively by varying N or trace length, as in the double-spiral case. (iii) strong self-inductance resonance occurs for inductors with N ¼ 5.5, 6.5, and 7.5, respectively. that the coupling capacitance C p2 increases linearly with N. Analytically, it was found that
The oxide capacitance also increases linearly with N, i.e.
C ox ðfF Þ ¼ 29:023N þ 203:63 ð7Þ
where C ox ¼ C 01 +C 02 +C 03 . As pointed out previously, C 02 contributes significantly to C ox , especially in the case of a large number of turns N. Figures 8a and 8b show the dependence of the metal trace and substrate resistances on the number of turns, respectively.
In Fig. 8a , the metal trace resistance for stacked inductors labelled 2-5 increases linearly with N, while in Fig. 8b , the substrate resistance R 20 changes very slightly with N. The resistance R 10 remains almost constant (R 10 E512.7 O), as N changes from 2.25 to 5.25. 
Q-factor and resonance frequency
The Q-factors of these stacked inductors were evaluated from the Y-parameters obtained from the measured S-parameters. The extracted data are fitted and smoothed using the polynomial interpolation technique. The open circles in Fig. 9 represent the raw data without curve fitting.
It is observed that: (i) The Q-factor increases with the frequency up to a peak value, and decreases at higher frequencies, as expected. The resonance of the input impedance is dominated by the inductance at lower frequency, and rolls off at higher frequency, as a result of parasitic capacitances that include the overlap capacitance between the spiral and underpass, fringing capacitance among adjacent strips, substrate capacitance between strip layer and grounded substrate, and coupling capacitance between the upper and lower spirals.
(ii) The maximum of the Q-factor, Q max , the corresponding frequency f Q max , and the resonant frequency f res of stacked inductors decrease with N, as shown in Fig. 10a and 10b . f res is evaluated by searching for the frequency at which the Q-factor approaches zero. Physically, we expect that with increasing N, f res of the stacked inductor will decrease more rapidly than that of the single-spiral inductor (STAC1 or 2) with equal physical area, conductor dimensions and spacing. Of the five stacked inductors, inductor No. 1 (N ¼ 2.25) had the highest self-resonant frequency, in spite of it having the lowest inductance, while inductor No. 5 (N ¼ 6.25) had the lowest self-resonant frequency.
Mathematically, we obtain the following formulas: Based on (3), the Q-factors of the single-spiral inductors STAC1(2) are extracted and fitted as plotted in Fig. 11 . It is of interest to note that, despite the negligible difference in L values between STAC 1 and STAC2, the Qfactor of STAC1 (partial embedding ) is always higher than that of STAC2. This results from the higher substrate loss in the case of total embedding (STAC2), which degrades the Q-factor. The Q max , f res and f Q max for STAC1 (2) are plotted as a function of N in Fig. 12a-c .
In Fig. 12b , the f res of both STAC1 and STAC2 decreases with N. Physically, it is reasonable to expect that the resonant frequency decreases as the number of turns increases, as a result of the increase in both the inductance and capacitance. It is also apparent that, for the same number of turns N, f res of STAC1 is slightly higher than that of STAC2. It is expected that the increase in the embedding depth of STAC2 reduces the separation distance between the spiral and the top surface of the silicon substrate, which in turn enhances C ox . For the same number of turns N, Fig. 12c shows that f Q max for STAC1 
Conclusions
Extensive experimental investigations of on-chip circular single-and double-spiral inductors fabricated using silicon IC technology have been undertaken. The single-spiral inductors possessed different numbers of turns and embedding depths, but had the same metal trace width and spacing. Based on an equivalent circuit model for doublespiral structures and S-parameters measured using a deembedding technique, key lumped-device values, Q-factor, self-resonant frequency, and frequency corresponding to maximum Q-factor were extracted and compared. Locally scalable formulas were obtained to predict inductor performance based on the same fabrication technology. These formulas are of use in practical radio frequency integrated circuit design. In addition, the proposed circuit model can easily be extended to multi-spiral stacked inductors or inductors on GaAs substrates.
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